


In the name of God

Computer Architecture

S.Ali.Zendehbad




What was discussed in the previous weeks


- Technology Trends
- ISA
- Performance
- Benchmark
- Power Consumption and Its Impact on Technology

Overview of Logic Circuits


Combinational logic circuits are a function of only the current state of the input. As the input changes, the output changes instantaneously, which may be a logical 0 or a logical 1.





Application



Combinational Logic




Inputs				Outputs	
D ₃	D ₂	D ₁	D ₀	Q ₁	Q ₀
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1
0	0	0	0	x	x





Inputs								Outputs		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Q ₂	Q ₁	Q ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	x	0	0	1
0	0	0	0	0	1	x	x	0	1	0
0	0	0	0	1	x	x	x	0	1	1
0	0	0	1	x	x	x	x	1	0	0
0	0	1	x	x	x	x	x	1	0	1
0	1	x	x	x	x	x	x	1	1	0
1	x	x	x	x	x	x	x	1	1	1

X = dont care


Application




Combinational Logic



Combinational Logic



Application



Overview of Logic Circuits


In **Sequential logic circuits**, the output value at any given moment is based on the current state of the inputs, and is also dependent on the previous state of the outputs. Such circuits are also referred to as "memory".

JK		<table border="1"> <thead> <tr> <th>J</th> <th>K</th> <th>$Q_{(next)}$</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>Q'</td> </tr> </tbody> </table>	J	K	$Q_{(next)}$	0	0	Q	0	1	0	1	0	1	1	1	Q'
J	K	$Q_{(next)}$															
0	0	Q															
0	1	0															
1	0	1															
1	1	Q'															
D		<table border="1"> <thead> <tr> <th>D</th> <th>$Q_{(next)}$</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	D	$Q_{(next)}$	0	0	1	1									
D	$Q_{(next)}$																
0	0																
1	1																
T		<table border="1"> <thead> <tr> <th>T</th> <th>$Q_{(next)}$</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Q</td> </tr> <tr> <td>1</td> <td>Q'</td> </tr> </tbody> </table>	T	$Q_{(next)}$	0	Q	1	Q'									
T	$Q_{(next)}$																
0	Q																
1	Q'																

D Flop-Flop (Data)

Truth Table of DFlip Flop

D	CLK	Q	Q'
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0




T Flop-Flop (Toggle)

Truth Table of T Flip Flop

Truth table			
CLK	T	Q_{next}	Comment
Rising edge	0	Q	Hold state
Falling edge	0	Q	Hold state
Rising edge	1	\bar{Q}	Toggle
Falling edge	1	Q	No change


Q_{next} - "after the clock transition" output

Q - the current output




JK Flop-Flop (Jump&Kill)

Symbol




Truth Table


CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	Q_n'



Register




Shift Register



Universal Shift Register

S_1	S_0	Register operation
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load




Application

State Table


	After GK Pulse				
	0	1	2	3	4
Q_0	0	1	1	1	1
Q_1	0	0	1	1	1
Q_2	0	0	0	1	1
Q_3	0	0	0	0	1

Timing Diagram




Counter


CLK	D	C	B	A	Output of reset logic Y
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
-	1	0	1	0	0
-	1	0	1	1	0
-	1	1	0	0	0
-	1	1	0	1	0
-	1	1	1	0	0
-	1	1	1	1	0




Program Counter (PC)




Memory




Sequential access



Random access



Random Access



contact us

E-mail :

Ali.zendeabad@gmail.com

Homepage:

Sazendeabad.ir